Quantcast
Channel: comp.cad.cadence
Browsing all 135 articles
Browse latest View live

HELP: how to set Encounter to layout the shematic as it is?

I have a delay circuit built with 9 cascade inverters. The schematic of this circuit was created in Cadence Virtuoso, then the netlist is extracted and imported to SoC Encounter for layout. The problem...

View Article



CAD Administrator/ Contract/ IN

Tom Gugger Independent Recruiter tgugger@bex.net CAD Administrator/ Contract/ Indiana We have a situation where a company is trying to pull together drawings from several systems to one system. Below...

View Article

Net high light in schematic composer

When I am highlighting net by "9", it gets high light by dotted line. I want to highlight it by solid bold line. How can I do that?? Thanks

View Article

Stream-in with XStream (IC-OA 6.1.3): how to replace bit selector [x] with

Hi, I recently switched from IC-CDB 5.1.41 to IC-OA 6.1.3. As a matter of fact, the stream-in/out tool PIPO has been replaced by XStream. The transition went smoothly except for one thing: For PIPO,...

View Article

Help with technology SKILL functions

I am trying to create a custom layer for annotation on a schematic using SKILL in IC 6.1.3.500.16. Here is a sample of some of the SKILL code. Note that this works pre-IC6. cv =...

View Article


how to generate schematic from netlist?

Hi all, How I can generate schematic from a given netlist in Virtuoso? Cheers Samiran

View Article

Generate current and voltage ratings in schematics

Hello all, Is it possible through skill to generate labels of current id and voltages vds and vgs on corresponding nets for every transistor. Here the values of id , vgs ,vds are obtained from...

View Article

How to create a new funcyional button in encounter GUI window!

Hello, I am looking for a example in tcl/tk or SKILL to create a new custom button in encounter GUI with new encounter menu. Thanks! Bobby

View Article


Need help in understanding the simulation directory!!!!

Hi all, Suppose I have a cell with name "samiran_test" for which a directory has been created inside "Simulation" directory. There is one file in the path:...

View Article


Creating Contacts

In the Cadence VLE, we have the menu item "Create"->"Create Contact", which can help us place an array of contacts with our own technology file. I am wondering that is there any existing SKILL...

View Article

Unable to generate schematic from netlist!!!! Please help!

Hi All, I am trying to generate schematic from a netlist using (File > Import > CDL...) option. As input of CDL In GUI form, I entered: CDL Netlist File: /home/sdam/netlist Output Library:...

View Article

How to simulate a netlist - no schematic available????

Hi guys. I have to simulate a netlist corresponding to a circuit, but I don't have the schematic of that. How I can correctly simulate the topology (AC simulation)? I have tried simulating the netlist...

View Article

Stretch, moving slow in Cadence 6

Hello all, I am using Cadence IC 6.10 with latest patches on a Dell Xeon 1900 server which has 4 GB of RAM and runs RHEL 4.x WS. The cadence install is kept on a file server which is mounted by these...

View Article


pcell Generation

Hi , Can anyone help me regarding pcell generation. My problem is I want to make two matched capacitors common centroid layout. I am using CPP (poly capcitance) as invidual unit. I am using National...

View Article

Analog Layout

Hi Can anybody tell me what is CIRANOVA . If I do my layout in CIRANOVA , can i import it to virtuso layout editor. Cheers Sabyasachi

View Article


Flatten a list of cells

I want to flatten a list of some 2000 cells in a Vrtuoso library. I want to flatten pcells and symbolic vias too. The list is in an ascii file. How would I do this?

View Article

Failure to get licence

Hi We'r having a multiuser licese for cadence.In two servers 161 and 163 the lmgrd and cdslmd daemon are running and it shows server UP and verplex UP.but when we are trying to access it through user...

View Article


missing urpoly RL= RW= when netlist a device in auCdl but they reappear if...

Hello, Two resistor instances (A & B) of the same device in a schematic. For simulation I want to netlist only instance A For CDL out, I want to netlist A & B i.e. For simulation, I only want...

View Article

How to display (1) cap-equation, (2)W & L & (3) missing dollarEqualParams in...

Hello, I want to make these lines in auCdl netlist. .SUBCKT umim PLUS MINUS CC0 PLUS MINUS 1.5E-4*cw*cl $[CA] $L=cl $W=cw .ENDS XC1 out gnd! /umim cl=20 cw=20 But auCdl netlist gives .SUBCKT umim PLUS...

View Article

skill: strange symbolic assignment

Hello, I noticed that if I do this assignment: x =3D =91pPar(=93x=94) the interpreter translate it in: x =3D> enter =3D> (pPar =93x=94) This cause me problem because this format is not correctly...

View Article
Browsing all 135 articles
Browse latest View live




Latest Images